INTRODUCTION

Many
tasks in digital-system design, combinatorial optimization, mathematical logic, and artificial intelligence can be formulated in terms of operations over small, finite domains. By introducing a binary encoding of the elements in these domains, these -problems can be further reduced to operations over Boolean values by symbolic Boolean manipulation. We illustrate these techniques by describing some of the applications for which OBDDS have been used and conclude by describing further areas for research. Although most of the application examples involve problems in digital-system design, we believe that similar methods can be applied to a variety of application domains. For background, we assume that the reader has a basic knowledge of Boolean functions, logic design, and finite automata.
OBDD REPRESENTATION
Binary-decision diagrams have been recognized as abstract representations of Boolean functions for many years. Under the name "branching programs" they have been studied extensively by complexity theorists [Wegener 1988; Meinel 1990] . The key idea of OBDDS is that by restricting the representation, Boolean manipulation becomes much simpler computationally.
Consequently, they provide a suitable data structure for a symbolic Boolean manipulator. 
Binary-Decision Diagrams
A binary-decision diagram represents a Boolean function as a rooted, directed acyclic graph. As an example, Figure 1 illustrates a representation of the function f( x~, Xz, X3) defined by the truth table given on the left, for the special case where the graph is actually a tree. Each nonterminal vertex v is labeled by a variable uar(u) and has arcs directed toward two children: 1o(v) (shown as a dashed line) corresponding to the case where the variable is assigned O and hi(v) (shown as a solid line) corresponding to the case where the variable is assigned 1. Each terminal vertex is labeled 0 or 1. For a given assignment to the variables, the value yielded by the function is determined by tracing a path from the root to a terminal vertex, following the branches indicated by the values assigned to the variables.
The function value is then given by the terminal vertex label. Due to the way the branches are ordered in this figure, the values of the terminal vertices, read from left to right, match those in the truth table, read from top to bottom.
Ordering and Reducing
For an Ordered BDD (OBDD), we impose a total ordering < over the set of variables and require that for any vertex u, and either nonterminal child v, their respective variables must be ordered uar( u) < uar(v).
In the decision tree of Figure 1 , for example, the variables are ordered xl < Xz < x~. In principle, the variable ordering can be selected arbitrarily-the algorithms will operate correctly for any ordering.
In practice, selecting a satisfactory ordering is critical for the efficient symbolic manipulation. This issue is discussed in the next section.
We define three transformation rules over these graphs that do not alter the function represented: If nonterminal vertex v has 1o(u) = hi(u), then eliminate u and redirect all incoming arcs to lo (v) .
Starting with any BDD satisfying the ordering property, we can reduce its size by repeatedly applying the transformation rules. We use the term "OBDD" to refer to a maximally reduced graph that obeys some ordering. For example, Figure  2 illustrates the reduction of the decision tree shown in Figure  1 to an OBDD. Applying the first transformation rule (A) reduces the eight terminal vertices to two. a logic expression or logic gate network using the APPLY operation described in Section 3.
Effect of Variable Ordering
The form and size of the OBDD representing a function depends on the variable ordering.
For example, Figure  3 Generalizing the first variable ordering to al < bl < . . . < a. < b. yields an OBDD with 2 n nonterminal verticesone for each variable.
Generalizing the second variable ordering to al < """ < a. <bl < . . . < b,, on the other hand, yields an OBDD with 2(2 n -1) nonterminal vertices. For large values of n, the difference between the linear growth of the first ordering versus the exponential growth of the second has a dramatic effect ACM Computmg Surveys, Vol. 24, No 3 September Ordered Binary-Decision Diagrams . 297 one to the terminal vertex labeled 1 for the case where the corresponding product yields 1 and one to the next level for the case where every product up to this point yields O. On the other hand, the first three levels in the second case form a complete binary tree encoding all possible assignments to the a variables. In general, for each assignment to the a variables, the function value depends in a unique way on the assignment to the b variables.
As we generalize this function and ordering to one over 2 n variables, the first n levels in the OBDD form a complete binary tree.
Most applications using OBDDS choose some ordering of the variables at the outset and construct all graphs according to this ordering. This ordering is chosen manually or by a heuristic analysis of the particular system to be represented. by "source" blocks with no input and one output. As an example, Figure 4 shows a network having as output the most significant sum bit of an n-bit adder. This network consists of a carry chain computing the carry input c n-l into the final stage. Blocks labeled "2]3" compute the MAJORITY function having 1 as output when at least two inputs are 1. The output is computed as the EXCLUSIVE-OR of the most significant bits of the inputs and c.~.
Define a linear arrangement of the network as a numbering of the blocks from 1 to m such that the block producing the primary output is numbered last. Define the forward cross section at block i as the total number of wires from an output of a block j such that j < i to an input of a block k such that i s k. Define the forward cross section Wf of the circuit (with respect to an arrangement) as the maximum forward cross section for all of the blocks. As the dashed line in Figure 4 shows, our adder circuit has a forward cross section of 3. Similarly, define the reverse cross section at block i as the total number of wires from an output of a block j such that j > i to an input of a block k such that i > k. In arrangements where the blocks are ordered topologically (the only case considered by Berman [ 1989] , such as the one shown in Figure  4 , the reverse cross section is O. Define Ordered Binary-Decision the reverse cross section w, of the circuit (with respect to an arrangement) as the maximum reverse cross section for all of the blocks. Given these measures, it can be shown that there is an OBDD representing the circuit function with at most ngu'fzw' vertices. Furthermore, finding an arrangement with a low cross section leads to a good ordering of the function variables-namely the reverse of the ordering of the corresponding source blocks in the arrangement.
This bound based on network realizations leads to useful bounds for a variety of Boolean functions. For example, functions having realizations with constant forward cross section and zero reverse cross section, such as the adder circuit of Figure 4 , have linear OBDD representations. A symmetric function of n variables can be realized by a circuit having forward cross section 2 + log n and reverse cross section O. This circuit consists of a series of stages to compute the total number of inputs having value 1, encoding the total as a [log zn ] -bit binary number.
This realization implies the quadratic upper bound in OBDD size stated in Table 1 .
by the dashed line, the cmcuit has Figure 5 shows an application of this result for a circuit with nonzero reverse cross section. This circuit shows a general realization of the Within-K function, where K is some constant such that O < K < n. For inputs Xo, xl, . . . . x.-l this function yields 1 if there are two inputs x, and x,, equal to 1 such that i' equals i + j mod n for some value j such that O < j < K. As Figure 5 illustrates, this function can be computed by a series of blocks arranged in a ring, where each block B, has as outputs a l-bit value s, and a k-bit integer value L,, where k = [logz Kl:
In this realization, each L, signal encodes the number of remaining positions with which the most recent input value of 1 can be paired, while each s, signal indicates whether a pair of inputs having into a linear arrangement having forward cross section k + 2 and reverse cross section h. This construction yields an upper bound of (8 K4~)n on the OBDD size. For constant values of K, the OBDD is of linear size, although the constant factor grows rapidly with K.
McMillan [1992] has generalized this technique to tree arrangements in which the network is organized as a tree of logic blocks with branching factor b and with the primary output produced by the block at the root. In such an arrangement, forward (respectively, reverse) cross section refers to wires directed toward (respectively, away from) the root. Such an arrangement yields an up er bound on the OBDD size of n[26n t!-~]zuJ2U The upper bound for the linear arrangement is given by this formula for b = 1. Observe that for constant values of b, wf, and w, , the OBDD size is polynomial in n.
These upper-bound results give some insight into why many of the functions encountered in logic design applications have efficient OBDD representations. They also suggest strategies for finding good variable orderings by finding network realizations with low cross section. Results of this form for other representations of Boolean functions could prove useful in characterizing the potential of OBDDS for other application domains.
Refinements and Variations
In recent years many refinements to the basic OBDD structure have been reported. These include using a single, multirooted graph to represent all of the functions required [Brace et al. 1990; Karplus 1989; Minato et al. 1990; Reeves and Irwin 1987] , adding labels to the arcs to denote Boolean negation [Brace et al. 1990; Karplus 1989; Minato et al. 1990; Madre and Billon 1988] The APPLY algorithm operates by traversing the argument graphs depth first, while maintaining two hash tables: one to improve the efficiency of the computation and one to assist in producing a maximally reduced graph. Note that whereas earlier presentations treated the reduction to canonical form as a separate step [Bryant 1986 ], the following algorithm produces a reduced form directly. To illustrate this operation, we will use the example of applying the + operation to the functions~(a, 6,c, d) = (a + 13)"c + d and g(a, b,c, d) = (a. Z) + d, having the OBDD representations shown in Fiagure 6.
The implementation of the APPLY operation relies on the fact that algebraic operations "commute" with the Shannon expansion for any variable x:
Observe that for a function f represented by an OBDD with root vertex r~, the restriction with respect to a variable x such that x < uar( rf ) can be computed That is, the restriction is represented by the same graph or one of the two subgraphs of the root. Equation 1 forms the basis of a recursive procedure for computing the OBDD representation of f ( op ) g. For our example, the recursive evaluation structure is illustrated in Figure 7 . If the desired vertex is found it is returned as the procedure result. Otherwise a vertex is added to the graph; its entry is added to the hash table, and the vertex is returned as the procedure result. Similarly, terminal vertices are entered in the hash table having their labels as keys. A new terminal vertex is generated only if one with the desired label is not already present. For our example, this process avoids creating the shaded vertices shown on the left-hand side of Figure  8 . Instead the graph on the right-hand side is generated directly. Observe that this graph represents the function a + b . c + d, which is indeed the result of applying the OR operation to the two argument functions.
The use of a table to avoid multiple evaluations of a given pair of vertices bounds the complexity of the APPLY operation and also yields a bound on the size of the result. That is, suppose functionsã nd g are represented by OBDDS having mf and m~vertices, respectively.
Then, there can be at most mfmg unique evaluation arguments, and each evaluation adds at most one vertex to the generated result. Given a good implementation of the hash tables, each evaluation step can be performed, on average, in constant time. Thus, both the complexity of the algorithm and the size of the generated result must be O(mfmg).
The RESTRICT Operation
Computing a restriction to a function represented by any kind of BDD is straightforward.
To restrict variable x to value k, we can simply redirect any arc into a vertex v having rmr(v) = x to point either to lo(v) for k = O or to hi(u) for k = 1. Figure 9 illustrates the restricti~n of variable b in the function b " c + a " b . F to the value 1. With the original function given by the OBDD on the left, redirecting the arcs has the effect of bypassing any vertex labeled by b, as illustrated in the center. As this example shows, a direct implementation of this technique may yield an unreduced graph. Instead, the operation is implemented by traversing the original graph depth first. Each recursive call has as argument a vertex in the original graph and returns as result a vertex in the generated graph. To ensure that the generated graph is reduced, the procedure maintains a hash table with an entry for each vertex in the generated graph, applying the same reduction rules as those described for the APPLY operation. For our example, the result would be an OBDD representation of the function c as shown on the right-hand side of Figure 9 . Furthermore, the canonical property of OBDDS makes it easy to detect conditions such as convergence, or whether any solutions exist to a problem.
The key to exploiting the power of symbolic Boolean manipulation is to express a problem in a form where all of the objects are represented as Boolean functions. In the remainder of this section we describe some standard techniques that have been developed along this line. With experience and practice a surprisingly wide range of problems can be expressed in this manner. The mathematical concepts underlying these techniques have long been understood.
None of the techniques rely specifically on the OBDD representation-they could be implemented using any of a number of representations. OBDDS have simply extended the range of problems that can be solved practically.
In doing so, however, the motivation to express problems in terms 306 c Randal E. Bryant In many applications, the domains have a "natural" encoding, e.g., the binary encoding of finite integers, while in others it is constructed artificially.
As an example, the COSMOS symbolic simulator [Gho and Bryant 1989] Alternatively, a (nonempty) set can be represented as the set of possible outputs of a function vector [Coud~rt et al. 1990] . That is, we consider f to denote the set {da(a) =fi~),forsome~~{011}').
This representation
can be convenient in applications where the system being analyzed is represented as a function vector. By modifying these functions we can also represent subsets of the system states.
Relations
A k-ary relation can be defined as a set of ordered k-tuples.
Thus 
Many applications of OBDDS involve manipulating relations over very large sets, and hence the reduction from N iterations (e.g., 109) down to n (e.g., 30) can be dramatic.
DIGITAL-SYSTEM DESIGN APPLICATIONS
The use of OBDDS in digital-system design, verification, and testing has gained widespread acceptance.
In this section we describe a few of the areas and methods of application.
Verification
OBDDS can be applied directly to the task of testing the equivalence of two combinational-logic circuits. This problem arises when comparing a circuit to a network derived from the system specification [Bryant 1986] or when verifying that a logic optimizer has not altered the circuit functionality. Using the APPLY operation, functional representations for both networks are derived and tested for equivalence. By this method, two sequential systems can also be compared, as long as they use the same state encoding [Madre and Billon 1988] . That is, the two systems must have identical output and next-state functions. defined as
Any assignment to ii for which C yields 1 is then a satisfactory solution. Although major design errors cannot be corrected in this manner, it eliminates the tedious task of debugging circuits with common errors such as misplaced inverters or the use of an incorrect gate type. This task is also useful in logic synthesis, where designers want to alter a circuit to meet a revised specification [F'ujita et al. 1991] .
Sensitivity Analysis
A second class of applications involves characterizing the effects of altering the signal values on different lines within a combinational circuit. That is, for each signal value s, we want to compute the Boolean difference for every primary output with respect to s [Sellers et al. 1968 ]. This analysis can be performed symbolically by introducing "signal line modifiers" into the network, as illustrated in Figure  11 . That is, for each line that would normally carry a signal value s, we selectively alter the value to be s' under the control of a Boolean value Pb y computing s' = s @ P~. We can determine the conditions under which some output of the circuit is sensitive to the value on a signal line by comparing the outputs of the original and altered circuits, as illustrated in Figure 12 . As this figure illustrates, we can even compute the effect of every single-line modifica-P.
-J-J-y Each assignment to the variables F' causes the value on just one line to be modified. tion in a circuit in one symbolic evaluation [Cho and Bryant 1989] . That is, number every signal line from O to m -1 and introduce a set of [log m ] "permutation variables" 7. Each permutation signal P, is then defined to be the function that yields 1 when the permutation variables are the binary representation of the number assigned signal s. In logic design terms, this is equivalent to generating the permutation signals with a decoder having F as input. The resulting function 7'( 7, 7') yields 1 if the original network and the network permuted by F produce the same output values for input z.
One application of this sensitivity analysis is to automatic test generation. The sensitivity function describes the set of all tests for each single fault. Supposã signal line numbered in binary as b has function S( .7) in the normal circuit. Then an input pattern Z will detect a stuck-at-11fault on the line iff T ( d,~') .
can also be generalized to sequential circuits and to circuits represented at the switch level [ Cho and Bryant 1989] .
A second application is in the area of combinational-logic optimization.
For a signal line num+bered in binary as~, the function T( 2', b) represents the "don't care set" for each line of the circuit, i.e., those cases where the circuit outputs are independent of the signal value on this line. Using this information as guidance, the circuit optimizer can apply transformations such as eliminating a signal line or moving a line to a different gate output. One drawback of this approach, however, is that the sensitivity function must be recomputed every time the optimizer modifies the circuit. An alternative approach yields a more restricted, but "compatible,"
set of "don't care" functions, where the "don't care" sets remain valid even as the circuit structure is altered [Sato et al. 1990 ].
Probabilistic Analysis
Recently, researchers have devised a method for statistically analyzing the effects of varying circuit delays in a digital circuit [Deguchi et al. 1991] . This application of OBDDS is particularly intriguing, since conventional wisdom would hold that such an analysis requires evaluation of real-valued parametric variations and hence could not be encoded with Boolean variables.
Consider a logic gate network in which each gate has a delay given by some probability distribution. This circuit may exhibit a range of behaviors, some of which are classified as undesirable. The "yield" is then defined as the probability that these behaviors do not occur. As an example, Figure 13 shows a simple circuit where two of the logic gates have a variable distribution of delays, and we wish to evaluate the probability of a glitch occurring on node Out as the input signal A makes a transition from O to 1. will make transitions, where the transition times have probability distributions shown. One simple analysis would be to treat the waveform probabilities for all signals as if they were independently distributed, Then we can easily compute the behavior of each gate output according to the gate function and input waveforms. For example, if we treat signals C and D as independent, then we could compute the probability of a rising transition on node Out at time t as the product of the probability that C makes a transition at t and the probability that no transition on D occurs at time < t.This would lead to the transition probability distribution labeled as "Out (Independent,)."
The net probability of a transition occurring (i.e., a glitch) would then be computed as 307c. In reality, of course, the transition times of signals C and D are highly correlated-both are affected by the delay through the initial buffer gate. Hence, a more careful analysis would yield the transition time probability distribution labeled as "Out (Actual)," having a net probability of occurrence of 12.570. Thus, the simplified analysis underestimates the circuit yield. In other cases a simplified analysis will overestimate the yield [Deguchi et al. 1991] .
To solve this problem through symbolic Boolean analysis we must make two restrictions.
First, all circuit delays must be integer valued (for an appropriately chosen time unit), and hence transitions occur only at discrete time points. Second, the delay probabilities for a gate must be multiples of a value I/k, where k is a power of 2. For example both variable gates in Figure 13 ranging from 1 to 4. One has uniformly distributed delays [1/4, 1/4, 1/4, 1/4], while the other has delays that more nearly approximate a normal distribution [1/8, 3/8, 3/8, 1/8] . The delay value for a gate can be encoded then by a set of log k Boolean variables,, as shown in Figure 15 . That is, we model the circuit element with a k-input multiplexer, where a delay value having probability c/k is fed to c of the inputs. The circuit is then evaluated using a symbolic extension of a conventional logic gate simulation algorithm.
The signal value on a node N at each time t is then a Boolean function N(t) of the delay variables.
For the example of Figure 15 suppose that variables [ el, e.] encode the delay between A and B, while variables [ dz, dl, do] encode the delay between B and C, as shown in Table 4 . For times t <0, the node functions are given as:
= O and C(t) = 1. For times t >0, node A has function A(t) = 1, while the others would be computed as: 
From these equations, the output signal would be computed as Out(t) = O for t < 3 and t >8, and for other times as:
Out (4) We can compute a Boolean function indicating the delay conditions under which some undesirable behavior arises. For example, we could compute the probability of a glitch occurring on node Out as G = ZOzut(t). In this case we would compute G = dz . d, . ctO, i.e., a glitch occurs iff the delay between B and C equals 4.
Given a Boolean function representing the conditions under which some event occurs, we can compute the event probability by computing the density of the function, i.e., the fraction of variable assignments for which the function yields 1. With the aid of the Shannon expansion, the density P(f) of a function f can be shown to satisfy the recursive formulation:
Thus, given an OBDD representation of f, we can compute the density in linear time by traversing the graph depth first, labeling each vertex by the density of the function denoted by its subgraph. This computation is shown in Figure 16 for the OBDD representing the conditions under which node C in Figure 15 has a rising transition at time 6, indicating that this event has probability 7/32.
Ordered Binary-Decision i.e., the known relations among the elements. They have found that by encoding the database in this form, the system can make inferences more readily than with the traditional approach of simply maintaining an unorganized list of "known facts." For example, determining whether a new fact is consistent with or follows from the set of existing facts involves a simple test for implication. 
